rust
/
nomicon
mirror of https://github.com/rust-lang/nomicon
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Remove illegal space.

Browse Source 
Sorry, I'm the useless-details sheriff.
pull/215/head
WarmongeringBeaver 5 years ago committed by Alexis Beingessner
parent 6eb24d6e9c
commit 8413980b07
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File

4
src/atomics.md
Unescape View File

@ -96,8 +96,8 @@ However there's a third potential state that the hardware enables:
* `y = 2`: (thread 2 saw `x = 1`, but not `y = 3`, and then overwrote `y = 3`) * `y = 2`: (thread 2 saw `x = 1`, but not `y = 3`, and then overwrote `y = 3`)
It's worth noting that different kinds of CPU provide different guarantees. It It's worth noting that different kinds of CPU provide different guarantees. It
is common to separate hardware into two categories: strongly-ordered and weakly- is common to separate hardware into two categories: strongly-ordered and weakly-ordered.
ordered. Most notably x86/64 provides strong ordering guarantees, while ARM Most notably x86/64 provides strong ordering guarantees, while ARM
provides weak ordering guarantees. This has two consequences for concurrent provides weak ordering guarantees. This has two consequences for concurrent
programming: programming:

Write Preview
Loading…
Cancel
Save